Roofline model

The roofline model is an intuitive visual performance model used to provide performance estimates of a given compute kernel or application running on multi-core, many-core, or accelerator processor architectures, by showing inherent hardware limitations, and potential benefit and priority of optimizations. By combining locality, bandwidth, and different parallelization paradigms into a single performance figure, the model can be an effective alternative to assess the quality of attained performance instead of using simple percent-of-peak estimates, as it provides insights on both the implementation and inherent performance limitations.

The most basic roofline model can be visualized by plotting floating-point performance as a function of machine peak performance^[vague]^{[clarification needed]}, machine peak bandwidth, and arithmetic intensity. The resultant curve is effectively a performance bound under which kernel or application performance exists, and includes two platform-specific performance ceilings^{[clarification needed]}: a ceiling derived from the memory bandwidth and one derived from the processor's peak performance (see figure on the right).

Related terms and performance metrics

Work

The work $W$ denotes the number of operations performed by a given kernel or application.^[1] This metric may refer to any type of operation, from number of array points updated, to number of integer operations, to number of floating point operations (FLOPs),^[2] and the choice of one or another is driven by convenience. In the majority of the cases however, $W$ is expressed as FLOPs.^[1]^[3]^[4]^[5]^[6]

Note that the work $W$ is a property of the given kernel or application and thus depend just partially on the platform characteristics.

Memory traffic

The memory traffic $Q$ denotes the number of bytes of memory transfers incurred during the execution of the kernel or application.^[1] In contrast to $W$ , $Q$ is heavily dependent on the properties of the chosen platform, such as for instance the structure of the cache hierarchy.^[1]

Arithmetic intensity

The arithmetic intensity $I$ , also referred to as operational intensity,^[3]^[7] is the ratio of the work $W$ to the memory traffic $Q$ :^[1] $I={W \over Q}$ and denotes the number of operations per byte of memory traffic. When the work $W$ is expressed as FLOPs, the resulting arithmetic intensity $I$ will be the ratio of floating point operations to total data movement (FLOPs/byte).

Naive Roofline

Example of a naïve roofline plot where two kernels are reported. The first (vertical dashed red line) has an arithmetic intensity

O_{1}

that is underneath the peak bandwidth ceiling (diagonal solid black line), and is then memory-bound. Instead, the second (corresponding to the rightmost vertical dashed red line) has an arithmetic intensity

O_{2}

that is underneath the peak performance ceiling (horizontal solid black line), and thus is compute-bound.

The naïve roofline^[3] is obtained by applying simple bound and bottleneck analysis.^[8] In this formulation of the roofline model, there are only two parameters, the peak performance and the peak bandwidth of the specific architecture, and one variable, the arithmetic intensity. The peak performance, in general expressed as GFLOPS, can be usually derived from benchmarking, while the peak bandwidth, that references to peak DRAM bandwidth to be specific, is instead obtained via architectural manuals.^[1]^[3] The resulting plot, in general with both axes in logarithmic scale, is then derived by the following formula:^[1] $P=\min {\begin{cases}\pi \\\beta \times I\end{cases}}$ where $P$ is the attainable performance, $\pi$ is the peak performance, $\beta$ is the peak bandwidth and $I$ is the arithmetic intensity. The point at which the performance saturates at the peak performance level $\pi$ , that is where the diagonal and horizontal roof meet, is defined as ridge point.^[4] The ridge point offers insight on the machine's overall performance, by providing the minimum arithmetic intensity required to be able to achieve peak performance, and by suggesting at a glance the amount of effort required by the programmer to achieve peak performance.^[4]

A given kernel or application is then characterized by a point given by its arithmetic intensity $I$ (on the x-axis). The attainable performance $P$ is then computed by drawing a vertical line that hits the roofline curve. Hence. the kernel or application is said to be memory-bound if $I\leq \pi /\beta$ . Conversely, if $I\geq \pi /\beta$ , the computation is said to be compute-bound.^[1]

Adding ceilings to the model

The naive roofline provides just an upper bound (the theoretical maximum) to performance. Although it can still give useful insights on the attainable performance, it does not provide a complete picture of what is actually limiting it. If, for instance, the considered kernel or application performs far below the roofline, it might be useful to capture other performance ceilings, other than simple peak bandwidth and performance, to better guide the programmer on which optimization to implement, or even to assess the suitability of the architecture used with respect to the analyzed kernel or application.^[3] The added ceilings impose then a limit on the attainable performance that is below the actual roofline, and indicate that the kernel or application cannot break through anyone of these ceilings without first performing the associated optimization.^[3]^[4]

The roofline plot can be expanded upon three different aspects: communication, adding the bandwidth ceilings; computation, adding the so-called in-core ceilings; and locality, adding the locality walls.

An example of a roofline model with added bandwidth ceilings. In this model, the two additional ceilings represent the absence of software prefetching and NUMA organization of memory.
An example roofline model with added in-core ceilings, where the two added ceilings represent the lack of instruction level parallelism and task level parallelism.
An example roofline model with locality walls. The wall labeled as 3 C's denotes the presence all three types of cache misses: compulsory, capacity and conflict misses. The wall labeled as 2 C's represent the presence of either compulsory and capacity or compulsory and conflict misses. The last wall denotes the presence of just compulsory misses.

Bandwidth ceilings

The bandwidth ceilings are bandwidth diagonals placed below the idealized peak bandwidth diagonal. Their existence is due to the lack of some kind of memory related architectural optimization, such as cache coherence, or software optimization, such as poor exposure of concurrency (that in turn limit bandwidth usage).^[3]^[4]

In-core ceilings

The in-core ceilings are roofline-like curve beneath the actual roofline that may be present due to the lack of some form of parallelism. These ceilings effectively limit how high performance can reach. Performance cannot exceed an in-core ceiling until the underlying lack of parallelism is expressed and exploited. The ceilings can be also derived from architectural optimization manuals other than benchmarks.^[3]^[4]

Locality walls

If the ideal assumption that arithmetic intensity is solely a function of the kernel is removed, and the cache topology - and therefore cache misses - is taken into account, the arithmetic intensity clearly becomes dependent on a combination of kernel and architecture. This may result in a degradation in performance depending on the balance between the resultant arithmetic intensity and the ridge point. Unlike "proper" ceilings, the resulting lines on the roofline plot are vertical barriers through which arithmetic intensity cannot pass without optimization. For this reason, they are referenced to as locality walls or arithmetic intensity walls.^[3]^[4]

Extension of the model

Since its introduction,^[3]^[4] the model has been further extended to account for a broader set of metrics and hardware-related bottlenecks. Already available in literature there are extensions that take into account the impact of NUMA organization of memory,^[6] of out-of-order execution,^[9] of memory latencies,^[9]^[10] and to model at a finer grain the cache hierarchy^[5]^[9] in order to better understand what is actually limiting performance and drive the optimization process.

Also, the model has been extended to better suit specific architectures and the related characteristics, such as FPGAs.^[11]

References

^ ^a ^b ^c ^d ^e ^f ^g ^h Ofenbeck, G.; Steinmann, R.; Caparros, V.; Spampinato, D. G.; Püschel, M. (2014-03-01). "Applying the roofline model". 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). pp. 76–85. doi:10.1109/ISPASS.2014.6844463. ISBN 978-1-4799-3606-9. S2CID 206992177.
^ David A.Patterson, John L. Hennessy. Computer Organisation and Design. p. 543.
^ ^a ^b ^c ^d ^e ^f ^g ^h ⁱ ^j Williams, Samuel W. (2008). Auto-tuning Performance on Multicore Computers (Ph.D.). University of California at Berkeley.
^ ^a ^b ^c ^d ^e ^f ^g ^h Williams, Samuel; Waterman, Andrew; Patterson, David (2009-04-01). "Roofline: An Insightful Visual Performance Model for Multicore Architectures". Commun. ACM. 52 (4): 65–76. doi:10.1145/1498765.1498785. ISSN 0001-0782. S2CID 7766361.
^ ^a ^b Ilic, A.; Pratas, F.; Sousa, L. (2014-01-01). "Cache-aware Roofline model: Upgrading the loft". IEEE Computer Architecture Letters. 13 (1): 21–24. doi:10.1109/L-CA.2013.6. ISSN 1556-6056. S2CID 9208032.
^ ^a ^b Lorenzo, Oscar G.; Pena, Tomás F.; Cabaleiro, José C.; Pichel, Juan C.; Rivera, Francisco F. (2014-03-31). "Using an extended Roofline Model to understand data and thread affinities on NUMA systems". Annals of Multicore and GPU Programming. 1 (1): 56–67. ISSN 2341-3158.
^ "Roofline Performance Model". Lawrence Berkeley National Laboratory. Retrieved 19 June 2016.
^ Kourtis, Kornilios; Goumas, Georgios; Koziris, Nectarios (2008-01-01). "Optimizing sparse matrix-vector multiplication using index and value compression". Proceedings of the 5th conference on Computing frontiers. CF '08. New York, NY, USA: ACM. pp. 87–96. CiteSeerX 10.1.1.140.9391. doi:10.1145/1366230.1366244. ISBN 9781605580777. S2CID 8038147.
^ ^a ^b ^c Cabezas, V. C.; Püschel, M. (2014-10-01). "Extending the roofline model: Bottleneck analysis with microarchitectural constraints". 2014 IEEE International Symposium on Workload Characterization (IISWC). pp. 222–231. doi:10.1109/IISWC.2014.6983061. ISBN 978-1-4799-6454-3. S2CID 33023605.
^ Lorenzo, O. G.; Pena, T. F.; Cabaleiro, J. C.; Pichel, J. C.; Rivera, F. F. (2014-03-26). "3DyRM: a dynamic roofline model including memory latency information". The Journal of Supercomputing. 70 (2): 696–708. doi:10.1007/s11227-014-1163-4. ISSN 0920-8542. S2CID 5318695.
^ da Silva, Bruno; Braeken, An; D'Hollander, Erik H.; Touhafi, Abdellah (2013-01-01). "Performance Modeling for FPGAs: Extending the Roofline Model with High-level Synthesis Tools". International Journal of Reconfigurable Computing. 2013: 1–10. doi:10.1155/2013/428078. hdl:1854/LU-4226966. ISSN 1687-7195.

External links

[:0-1] ^ ^a ^b ^c ^d ^e ^f ^g ^h Ofenbeck, G.; Steinmann, R.; Caparros, V.; Spampinato, D. G.; Püschel, M. (2014-03-01). "Applying the roofline model". 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). pp. 76–85. doi:10.1109/ISPASS.2014.6844463. ISBN 978-1-4799-3606-9. S2CID 206992177.

[2] David A.Patterson, John L. Hennessy. Computer Organisation and Design. p. 543.

[WilliamsPhD-3] ^ ^a ^b ^c ^d ^e ^f ^g ^h ⁱ ^j Williams, Samuel W. (2008). Auto-tuning Performance on Multicore Computers (Ph.D.). University of California at Berkeley.

[:1-4] ^ ^a ^b ^c ^d ^e ^f ^g ^h Williams, Samuel; Waterman, Andrew; Patterson, David (2009-04-01). "Roofline: An Insightful Visual Performance Model for Multicore Architectures". Commun. ACM. 52 (4): 65–76. doi:10.1145/1498765.1498785. ISSN 0001-0782. S2CID 7766361.

[:2-5] Ilic, A.; Pratas, F.; Sousa, L. (2014-01-01). "Cache-aware Roofline model: Upgrading the loft". IEEE Computer Architecture Letters. 13 (1): 21–24. doi:10.1109/L-CA.2013.6. ISSN 1556-6056. S2CID 9208032.

[:3-6] Lorenzo, Oscar G.; Pena, Tomás F.; Cabaleiro, José C.; Pichel, Juan C.; Rivera, Francisco F. (2014-03-31). "Using an extended Roofline Model to understand data and thread affinities on NUMA systems". Annals of Multicore and GPU Programming. 1 (1): 56–67. ISSN 2341-3158.

[7] "Roofline Performance Model". Lawrence Berkeley National Laboratory. Retrieved 19 June 2016.

[8] Kourtis, Kornilios; Goumas, Georgios; Koziris, Nectarios (2008-01-01). "Optimizing sparse matrix-vector multiplication using index and value compression". Proceedings of the 5th conference on Computing frontiers. CF '08. New York, NY, USA: ACM. pp. 87–96. CiteSeerX 10.1.1.140.9391. doi:10.1145/1366230.1366244. ISBN 9781605580777. S2CID 8038147.

[:4-9] Cabezas, V. C.; Püschel, M. (2014-10-01). "Extending the roofline model: Bottleneck analysis with microarchitectural constraints". 2014 IEEE International Symposium on Workload Characterization (IISWC). pp. 222–231. doi:10.1109/IISWC.2014.6983061. ISBN 978-1-4799-6454-3. S2CID 33023605.

[:5-10] Lorenzo, O. G.; Pena, T. F.; Cabaleiro, J. C.; Pichel, J. C.; Rivera, F. F. (2014-03-26). "3DyRM: a dynamic roofline model including memory latency information". The Journal of Supercomputing. 70 (2): 696–708. doi:10.1007/s11227-014-1163-4. ISSN 0920-8542. S2CID 5318695.

[:6-11] Silva, Bruno; Braeken, An; D'Hollander, Erik H.; Touhafi, Abdellah (2013-01-01). "Performance Modeling for FPGAs: Extending the Roofline Model with High-level Synthesis Tools". International Journal of Reconfigurable Computing. 2013: 1–10. doi:10.1155/2013/428078. hdl:1854/LU-4226966. ISSN 1687-7195.

[1]

[2]

[3]

[4]

[5]

[6]

[7]

[8]

[9]

[10]

[11]