Talk:2 nm process
This is the talk page for discussing improvements to the 2 nm process article. This is not a forum for general discussion of the article's subject. |
Article policies
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
This article is rated C-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||||||||||||||||||||
|
Intel's Four Takeaways from Intel’s Investor Webinar
editHere is an article about the forthcoming codename Clearwater Forest using the E-Core roadmap which it will use the Intel 18A process at Four Takeaways from Intel’s Investor Webinar. Rjluna2 (talk) 17:06, 1 April 2023 (UTC)
Intel Introduces PowerVia Technology Process
editIntel introduces the PowerVia technology process to increase power sharing into deeper layers of circuit. Both articles are at intel's With PowerVia, Intel Achieves a Chipmaking Breakthrough and PowerVia Test Shows Industry-Leading Performance. Rjluna2 (talk) 18:09, 6 June 2023 (UTC)
Intel and Synopsys Expand Partnership to Enable Leading IP on Intel Advanced Process Nodes
editIntel is expanding the partnership of 1.8 nm process as indicated at Intel and Synopsys Expand Partnership to Enable Leading IP on Intel Advanced Process Nodes. Rjluna2 (talk) 16:21, 15 August 2023 (UTC)
Intel Launches World’s First Systems Foundry Designed for the AI Era
editIntel discussed about the future 1.4-nm process at Intel Launches World’s First Systems Foundry Designed for the AI Era. Rjluna2 (talk) 16:08, 22 February 2024 (UTC)
Redefining the Foundry for an Era of AI
editBob Brennan explains the 18A process for the Intel Xeon processor code-named Clearwater Forest at Redefining the Foundry for an Era of AI. Rjluna2 (talk) 17:36, 20 March 2024 (UTC)
Quotes on "2 nm" and "N2"
editWhy does this page in particular have quotes around 2 nm every time it's brought up? The disclaimer that 2 nm has no relation to gate pitch at the beginning is more than enough to get the message across. I removed the quotes around every use of "N2" because that's patently absurd if it's the same reason for the quotes on 2 nm—it's a TSMC marketing term meant to avoid the murky waters of node sizes. I'll change it unless there's any objection. De4ence (talk) 16:08, 11 September 2024 (UTC)