Talk:Bonnell (microarchitecture)
 | This article is rated C-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||
| ||||||||||||||
 |
This article links to one or more target anchors that no longer exist.
Please help fix the broken anchors. You can remove this template after fixing the problems. | Reporting errors |
Regarding the internal nomenclature of Intel's third generation Atom cores...
edit...I believe the proper term for the internal name of the core that the Atom Z2760 is "Clover Trail," not "Cloverview." A Pickle (talk) 05:17, 28 September 2013 (UTC)
External links modified
editHello fellow Wikipedians,
I have just modified 2 external links on Bonnell (microarchitecture). Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:
- Added archive https://web.archive.org/web/20100827102716/http://software.intel.com/en-us/blogs/2008/04/01/atom-101-deciphering-the-intel-codewords-around-mids/ to http://software.intel.com/en-us/blogs/2008/04/01/atom-101-deciphering-the-intel-codewords-around-mids
- Added archive https://web.archive.org/web/20130602080020/http://www.hardwaresecrets.com/article/615 to http://www.hardwaresecrets.com/article/615
When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.
This message was posted before February 2018. After February 2018, "External links modified" talk page sections are no longer generated or monitored by InternetArchiveBot. No special action is required regarding these talk page notices, other than regular verification using the archive tool instructions below. Editors have permission to delete these "External links modified" talk page sections if they want to de-clutter talk pages, but see the RfC before doing mass systematic removals. This message is updated dynamically through the template {{source check}} (last update: 5 June 2024).
- If you have discovered URLs which were erroneously considered dead by the bot, you can report them with this tool.
- If you found an error with any archives or the URLs themselves, you can fix them with this tool.
Cheers.—InternetArchiveBot (Report bug) 08:50, 23 July 2017 (UTC)
in-order execution
editWhereas all Intel (and AMD) desktop and server microarchitectures since Pentium or so implemented Out-of-order execution, Bonnell came without that. Bonnell is an in-order-execution processor. User:ScotXWt@lk 11:53, 12 January 2019 (UTC)
- The article already says that Bonnell is statically scheduled in the second last sentence of the first paragraph. If you think the article should include the entire history of Intel's choices regarding instruction scheduling, then its relevance to Bonnell needs to be considered. Should it be deemed that it's relevant, then it needs to cite reliable sources, since it was the c. 1995 Pentium Pro (P6) that was the first Intel processor to feature dynamic scheduling, and Intel has introduced several statically scheduled Itanium processors since then. 99Electrons (talk) 00:12, 13 January 2019 (UTC)