Talk:Current-mode logic
This is the talk page for discussing improvements to the Current-mode logic article. This is not a forum for general discussion of the article's subject. |
Article policies
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||
|
Untitled
editHi. On the "Emitter-coupled logic" atricle (http://en.wikipedia.org/wiki/Emitter-coupled_logic) it's said that "ECL is sometimes called 'current mode logic'". If it's correct, maybe it should also be written here, or at list a link to the ECL article should be made.
The list reference link http://www.ee.iitm.ac.in/~nagendra/videolectures/doku.php?id=ee685:start seems to require login? 203.126.136.142 (talk) 05:21, 20 August 2009 (UTC)
CML is the physical layer for DVI, HDMI, and DisplayPort as well. Some parts:
http://www.analog.com/static/imported-files/data_sheets/ADN4605.pdf http://www.ti.com/lit/ds/symlink/ds32ev400.pdf http://www.intersil.com/content/dam/Intersil/documents/fn69/fn6972.pdf http://datasheets.maximintegrated.com/en/ds/MAX9406.pdf
Notice how they are all CML parts. That's because the actual signaling in DVI, HDMI, and DisplayPort is done using 8b/10b encoded data over CML signaling. — Preceding unsigned comment added by 50.44.36.28 (talk) 03:53, 31 October 2013 (UTC)
hey , there are QSFP modules that have CML which run at 10Gbit/s and faster.... — Preceding unsigned comment added by 193.47.165.251 (talk) 08:49, 13 October 2014 (UTC)
The second sentence in the Operation section is just wrong. The whole point is that CML *doesn't saturate" this is indeed why they are so fast. Because saturation doesn't occur there are no minority charge carriers to flush out which takes time. — Preceding unsigned comment added by Filterfish (talk • contribs) 13:53, 4 May 2018 (UTC)
Signalling convention versus Logic Structures
editCML is both a way of designing logic and a way of interconnecting logic, especially at the PCB level. The article needs to better disambiguate at the outset. — Preceding unsigned comment added by David.J.Greaves (talk • contribs) 08:36, 3 March 2021 (UTC)