Talk:Multi-level cell

merge

I suggest merging single-level cell into multi-level cell. Currently *both* articles talk about *both* MLC and SLC. Rather than describe the differences between them in 2 places, I think it makes more sense to describe the differences between them in one place. --68.0.124.33 (talk) 02:38, 22 October 2008 (UTC)

agreed --Ddeml (talk) 13:21, 25 November 2008 (UTC)

Wholeheartedly agreed. Having separate entries for SLC and MLC is like having separate entries for head and tail of a coin. —Preceding unsigned comment added by 85.179.32.131 (talk) 00:10, 28 November 2008 (UTC)

MLC NOR

This article only mentions MLC NAND, but MLC NOR is also available. --192.54.193.53 (talk) 13:43, 19 February 2009 (UTC)

CRC algorithm

"requires an algorithm that can correct errors up to five bits".. five bits per what? Byte?

79.160.3.241 (talk) 11:02, 20 March 2013 (UTC)

Neutrality

Anybody else feel like the meat of this article feels like a Samsung advertisement? Particularly the line "Samsung has pioneered high-performance". — Preceding unsigned comment added by Antiduh (talk • contribs) 17:50, 22 March 2014 (UTC)

MLC wears out quicker than single level cell

lots of places talk about how MLC has more flash memory#Memory wear and so will stop working after several times fewer read-erase cycles. The numbers thrown around seem different everywhere though. 76.119.30.87 (talk) 01:37, 26 November 2014 (UTC)

Intel 8087

What are the relations of an Intel x87 FPU-Coprocessor with Multi cell flash? And why should it use 2 bits per cell??? It's just an extended processing unit, when Intel run out of space on their x86 dies, so they added a second chip to do the complicated floating point math. Nothing to do with flash memory.

The two-bits-per-cell technology was used for the 8087's microcode ROM. I clarified the sentence. — Preceding unsigned comment added by 2003:C8:B71B:900:F9E5:A909:C868:14CB (talk) 21:28, 23 January 2023 (UTC)

Explanation please

I don't understand why TLC is called TLC.

• SLC stores 1 bit so it has 1 level:

   Below that level means 0 and above means 1.

• 2 Bit MLC stores 2 bit so it has 3 levels:

   Below level 1 means 00
   above level 1 and below level 2 means 01
   above level 2 and below level 3 means 10
   above level 3 means 11

• TLC stores 3 bit so it has 7 levels:

   Below level 1 means 000
   above level 1 and below level 2 means 001
   above level 2 and below level 3 means 010
   above level 3 and below level 4 means 011
   above level 4 and below level 5 means 100
   above level 5 and below level 6 means 101
   above level 6 and below level 7 means 110
   above level 7 means 111

Notice that you have listed four states (which gives you two bits) and eight states (which gives you three bits in the examples above. This is a common problem for non-computer people because 0 can be used for counting. A mathematician would probably say it has to do with ordinal versus cardinal numbers. For TLC you say there are seven 'levels' which might be more appropriate to call thresholds. If you draw a line an split it into 8 equal parts you will see there are seven dividing lines. Those lines would correspond, very roughly, to the charge level on the cell.Ee79 (talk) 20:47, 5 November 2018 (UTC)

Shouldn't it be called 7 level cell? ForeverAlone174 (talk) 09:32, 20 November 2015 (UTC)

I don't get that naming choice either.

If it means "bit", why was it not just named "bit" ?

What if a cell can discriminate 2 thresholds = 3 values = 1.5 bits ? Musaran (talk) 11:28, 31 January 2018 (UTC)

Names don't have to follow logic perfectly and they are often Marketing influenced. Besides, it has a benefit this way in that you will run out of single digit integers fast and have to make larger acronyms fs 09:19, 30 November 2018 (UTC)

QLC

No one talking about QLC cells? Quad-Level Cells?

Quatermass (talk) 21:12, 1 November 2016 (UTC)

External links modified (February 2018)

Hello fellow Wikipedians,

I have just modified one external link on Multi-level cell. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:

• Added archive https://web.archive.org/web/20070722200149/http://www.micron.com/products/nand/mlc-webinar.aspx to http://www.micron.com/products/nand/mlc-webinar.aspx

When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.

This message was posted before February 2018. After February 2018, "External links modified" talk page sections are no longer generated or monitored by InternetArchiveBot. No special action is required regarding these talk page notices, other than regular verification using the archive tool instructions below. Editors have permission to delete these "External links modified" talk page sections if they want to de-clutter talk pages, but see the RfC before doing mass systematic removals. This message is updated dynamically through the template {{source check}} (last update: 5 June 2024).

• If you have discovered URLs which were erroneously considered dead by the bot, you can report them with this tool.
• If you found an error with any archives or the URLs themselves, you can fix them with this tool.

Cheers.—InternetArchiveBot (Report bug) 02:09, 8 February 2018 (UTC)

There's no such thing as a Multi-Level Cell

This article is about something that doesn't exist, i.e. a memory cell (described here as a single FG MOSFET) which is 'capable of storing more than a single bit of information'. A single FG MOSFET can only store a single charge of electrons, and thus a single bit of information. It's how this charge is interpreted that provides the multi-level capability, and that interpretation is done by other components within NAND flash. You can have SLC, MLC and TLC NAND flash, but not a MLC or TLC FG MOFSET cell.

The article veers between cell, NAND flash, memory and other descriptors, but the title is cell. Most, if not all, of it should be in the NAND flash article. Kletzmer (talk) 19:07, 7 November 2020 (UTC)