Talk:Single instruction, multiple threads
 | This article is rated Stub-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | ||||||||||||||||||||
| |||||||||||||||||||||
 |
This article links to one or more target anchors that no longer exist.
Please help fix the broken anchors. You can remove this template after fixing the problems. | Reporting errors |
Does 'SIMT' Include Latency-Hiding?
editShould we consider 'SIMT' to include the latency-hiding strategy used by its current-day implementations, whereby different warps can be switched between with zero overhead?
One could construct a SIMT architecture which did not have this scheduling strategy, after all (as, say, an extension to an ordinary CPU architecture), but this scheduling strategy is central to the way SIMT is used today.
For now, I've assumed it is to be included in 'SIMT', and have made this change accordingly: 28 August 2014.
Did NVidia Invent SIMT?
editIn their processor just before the ZMS-05, 3DLabs (now ZiiLabs) used SIMT, which (to me) is just SIMD with some paths disabled some of the time, and converting to a jump if they are all disabled. Who was first to use SIMT? — Preceding unsigned comment added by Nickpelling (talk • contribs) 10:21, 18 November 2018 (UTC)
Same as SPMD
editI think this article should either be merged with SPMD, or it should be explained how the two are different. Here's a lecture by a senior computer architect saying that they are synonyms: youtube_com/watch?v=mgtlbEqn2dA&t=808 — Preceding unsigned comment added by 180.150.36.7 (talk) 03:47, 5 October 2019 (UTC)