IBM S/360 PSW formats
S/360 Standard PSW
|
|
System Mask
|
Key
|
A
|
M
|
W
|
P
|
Interruption Code
|
|
|
0
|
|
|
|
|
|
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
31
|
|
|
|
ILC
|
CC
|
Program Mask
|
Instruction Address
|
|
32
|
33
|
34
|
35
|
36
|
|
|
39
|
40
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
S/360 Standard PSW abbreviations
Bits
|
Field
|
Meaning
|
0-7
|
SM
|
System Mask
Bit
|
Meaning
|
0
|
Channel 0 mask
|
1
|
Channel 1 mask
|
2
|
Channel 2 mask
|
3
|
Channel 3 mask
|
4
|
Channel 4 mask
|
5
|
Channel 5 mask
|
6
|
Channel 6 mask
|
7
|
External Mask
|
|
8-11
|
Key
|
PSW key
|
12
|
A
|
ASCII
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-31
|
IC
|
Interruption Code
|
32-33
|
ILC
|
Instruction-Length Code
|
34-35
|
CC
|
Condition Code
|
36-39
|
PM
|
Program Mask
Bit
|
Meaning
|
36
|
Fixed-point overflow
|
37
|
Decimal overflow
|
38
|
Exponent underflow
|
39
|
Significance
|
|
40-63
|
IA
|
Instruction Address
|
|
|
S/360 Extended PSW[4]
|
|
spare
|
24/32 Bit Mode
|
T
|
I O
|
E X
|
Key
|
A
|
M
|
W
|
P
|
ILC
|
CC
|
Program Mask
|
spare
|
|
|
0
|
|
|
3
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
|
|
|
|
|
|
31
|
|
|
|
Instruction Address
|
|
32
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
S/360 Extended PSW abbreviations
Bits
|
Field
|
Meaning
|
0-3
|
|
Spare (must be 0)
|
4
|
|
24/32-bit Address mode
|
5
|
T
|
Translation Control
|
6
|
IO
|
I/O Mask (Summary)
|
7
|
EX
|
External Mask (Summary)
|
8-11
|
Key
|
Protection Key
|
12
|
A
|
ASCII
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-17
|
ILC
|
Instruction-Length Code
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
Exponent underflow
|
23
|
Significance
|
|
24-31
|
|
Spare
|
32-63
|
IA
|
Instruction Address
|
|
|
IBM S/370 PSW formats
S/370 Basic Control mode PSW
|
|
Chan. Mask
|
I O
|
E X
|
Key
|
0
|
M
|
W
|
P
|
Interruption Code
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
31
|
|
|
|
ILC
|
CC
|
Program Mask
|
Instruction Address
|
|
32
|
33
|
34
|
35
|
36
|
|
|
39
|
40
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
S/370 BC mode PSW abbreviations
Bits
|
Field
|
Meaning
|
0-5
|
|
Channel Masks for channels 0-5
|
6
|
IO
|
I/O Mask for channels > 5
|
7
|
EX
|
External Mask
|
8-11
|
Key
|
PSW key
|
12
|
E=0
|
Basic Control mode
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-31
|
IC
|
Interruption Code
|
32-33
|
ILC
|
Instruction-Length Code
|
34-35
|
CC
|
Condition Code
|
36-39
|
PM
|
Program Mask
Bit
|
Meaning
|
36
|
Fixed-point overflow
|
37
|
Decimal overflow
|
38
|
Exponent underflow
|
39
|
Significance
|
|
40-63
|
IA
|
Instruction Address
|
|
|
S/370 Extended Control mode PSW
|
|
0
|
R
|
0
|
0
|
0
|
T
|
I O
|
E X
|
Key
|
E
|
M
|
W
|
P
|
S
|
0
|
CC
|
Program Mask
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
|
|
|
|
|
|
31
|
|
|
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
Instruction Address
|
|
32
|
|
|
|
|
|
|
39
|
40
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
S/370 EC mode PSW abbreviations
Bits
|
Field
|
Meaning
|
1
|
R
|
PER Mask
|
5
|
T
|
DAT mode
|
6
|
IO
|
I/O Mask; subject to channel mask in CR2
|
7
|
EX
|
External Mask; subject to external subclass mask in CR0
|
8-11
|
Key
|
PSW key
|
12
|
E=1
|
Extended Control mode
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16
|
S
|
Address-Space Control 0=primary-space mode 1=Secondary-space mode
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
Exponent underflow
|
23
|
Significance
|
|
40-63
|
IA
|
Instruction Address
|
|
|
S/370 Extended Architecture (S/370-XA)
edit
IBM Extended Architecture (XA) PSW format
Extended Architecture Extended Control mode PSW
|
|
0
|
R
|
0
|
0
|
0
|
T
|
I O
|
E X
|
Key
|
E
|
M
|
W
|
P
|
S
|
0
|
CC
|
Program Mask
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
|
|
|
|
|
|
31
|
|
|
|
A
|
Instruction Address
|
|
32
|
33
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
S/370-XA EC mode PSW abbreviations
Bits
|
Field
|
Meaning
|
1
|
R
|
PER Mask
|
5
|
T
|
DAT mode
|
6
|
IO
|
I/O Mask; subject to channel mask in CR2
|
7
|
EX
|
External Mask; subject to external subclass mask in CR0
|
8-11
|
Key
|
PSW key
|
12
|
E=1
|
Extended Control mode
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16
|
S
|
Address-Space Control 0=primary-space mode 1=Secondary-space mode
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
Exponent underflow
|
23
|
Significance
|
|
32
|
A
|
Addressing mode 0=24 bit; 1=31 bit
|
33-63
|
IA
|
Instruction Address
|
|
|
Enterprise Systems Architecture (ESA)
edit
IBM Enterprise Systems Architecture (ESA) PSW format
Enterprise Systems Architecture Extended Control mode PSW
|
|
0
|
R
|
0
|
0
|
0
|
T
|
I O
|
E X
|
Key
|
E
|
M
|
W
|
P
|
AS
|
CC
|
Program Mask
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
0
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
|
|
|
|
|
|
31
|
|
|
|
A
|
Instruction Address
|
|
32
|
33
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
ESA EC mode PSW abbreviations
Bits
|
Field
|
Meaning
|
1
|
R
|
PER Mask
|
5
|
T
|
DAT mode
|
6
|
IO
|
I/O Mask; subject to channel mask in CR2
|
7
|
EX
|
External Mask; subject to external subclass mask in CR0
|
8-11
|
Key
|
PSW key
|
12
|
E=1
|
Extended Control mode
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-17
|
AS
|
Address-Space Control 00=primary-space mode 01=Access-register mode 10=Secondary-space mode 11=Home-space mode
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
Exponent underflow[a]
|
23
|
Significance[b]
|
|
32
|
A
|
Addressing mode 0=24 bit; 1=31 bit
|
33-63
|
IA
|
Instruction Address
|
|
|
IBM z/Architecture PSW formats
z/Architecture long PSW
|
|
0
|
R
|
0
|
0
|
0
|
T
|
I O
|
E X
|
Key
|
0
|
M
|
W
|
P
|
AS
|
CC
|
Program Mask
|
R I
|
0
|
0
|
0
|
0
|
0
|
0
|
E A
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
|
|
|
|
|
30
|
31
|
|
|
|
B A
|
0
|
|
|
32
|
33
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
|
Instruction Address
|
|
|
64
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
95
|
|
|
|
Instruction Address (Continued)
|
|
|
96
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
127
|
|
Long PSW abbreviations
Bits
|
Field
|
Meaning
|
1
|
R
|
PER Mask
|
5
|
T
|
DAT mode
|
6
|
IO
|
I/O mask
|
7
|
EX
|
External Mask
|
8-11
|
Key
|
PSW key
|
12
|
E=0
|
Must be zero for LPSWE
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-17
|
AS
|
Address-Space Control 00=primary-space mode 01=Access-register mode 10=Secondary-space mode 11=Home-space mode
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
HFP Exponent underflow
|
23
|
HFP Significance
|
|
24
|
RI
|
Reserved for IBM
|
31
|
EA
|
Extended Addressing mode 0=defined by BA below; 1=64-bit, BA must be zero
|
32
|
BA
|
Basic Addressing mode 0=24 or 64; 1=31
|
64-127
|
IA
|
Instruction Address
|
|
|
|
z/Architecture short PSW
|
|
0
|
R
|
0
|
0
|
0
|
T
|
I O
|
E X
|
Key
|
1
|
M
|
W
|
P
|
AS
|
CC
|
Program Mask
|
R I
|
0
|
0
|
0
|
0
|
0
|
0
|
E A
|
|
|
0
|
1
|
2
|
|
4
|
5
|
6
|
7
|
8
|
|
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
|
|
23
|
24
|
25
|
|
|
|
|
30
|
31
|
|
|
|
B A
|
Instruction Address
|
|
32
|
33
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
63
|
|
Short PSW abbreviations
Bits
|
Field
|
Meaning
|
1
|
R
|
PER Mask
|
5
|
T
|
DAT mode
|
6
|
IO
|
I/O mask
|
7
|
EX
|
External Mask
|
8-11
|
Key
|
PSW key
|
12
|
E=1
|
Must be one for LPSW
|
13
|
M
|
Machine-check mask
|
14
|
W
|
Wait state
|
15
|
P
|
Problem state
|
16-17
|
AS
|
Address-Space Control 00=primary-space mode 01=Access-register mode 10=Secondary-space mode 11=Home-space mode
|
18-19
|
CC
|
Condition Code
|
20-23
|
PM
|
Program Mask
Bit
|
Meaning
|
20
|
Fixed-point overflow
|
21
|
Decimal overflow
|
22
|
HFP Exponent underflow
|
23
|
HFP Significance
|
|
24
|
RI
|
Reserved for IBM
|
31
|
EA
|
Extended Addressing mode 0=defined by BA below; 1=64-bit, BA must be zero
|
32
|
BA
|
Basic Addressing mode 0=24 or 64; 1=31
|
33-63
|
IA
|
Instruction Address
|
|
|